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近 ADC的 SNR和 SFDR 在最差情况下分别为 35.36dB和 48.72dB，在最好情况下






















  II 
Abstract 
Due to rapid development  of the  information industry， the system on a chip 
at high performance and low cost has attracted a lot of  attentions in the field of 
integrated circuit. The chip is developed with more and more functions which include 
a variety of ADC . In the process of communication，the signals can be analyzed and 
processed effectively in the digital domain by the electronic products with a  
powerful large scale integrated circuit technology. Since the input signal is often 
analog，it is needed to convert analog signal into digital signal effectively by ADC. 
Due to its important role，the properties of ADC often determine the high ability of 
product. 
For designing the adc of the multimode navigation of Beidou soc , we need to 
ensure ADC to sample at the greater jammer and  low distortion condition，at the 
same time to relax the requrements of the filter to fulfill reducing the power 
consumption. A 6-bit 40MHz fully differential saradc with Smic40nm process were 
designed on this work . In the main designed modules of the saradc，the latch structure 
is used in the comparator to reduce the power consumption , and the pre-amplifier is 
added to reduce the offset of voltage. The charge redistribution DAC reduces the 
capacitance matching requirement and the nonlinear error，Cascode operational 
amplifier floating gate voltage class AB is adopt in buffer part to reduce the power 
consumption of the overall circuit. The whole logic controlling  circuit  is designed 
carefully to enhance the performance of the whole system. 
All the modules and the entire circuit of the ADC are simulated. the simulation 
results show following results: The performance of the comparator has reached the 
requirements，DAC can complete the redistribution of charge effectively， the 
requirements of the drive buffer can meet the design requirements，the digital logic 
circuit can control the whole system reliably. The SNR and SFDR of the ADC in this 
work are 35.66dB and 48.72dB respectively in the worst case，while  36.66dB and 
50.28dB respectively in the best case. The typical total power consumption is 1.37mA. 
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can meet its various basic demanding indexes. In order to make SRAADC 
performance to the best in the future , suggestions to overcome some shortcomings 
and improve properties of ADC are put forward. 
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第一章  绪论 










































器的设计者们使用数字校准使得 ADC 的精度突破了 8 位，具体做法是，调整好
ADC 的时序，使 ADC 转换过程中误差累计存储起来，然后用数字校正电路一并
消除。除了对高精度的需求，实际的需要也使人们非常关注模数转换的速度，在
ADC 发展的早期，速度最高的要数 Flash 型。八十年代末人们设计出了采样率为
5MHz 精度为 9bit 的流水式模数转换器，流水式 ADC 不但精度较高同时速度也
比较快，消耗的功耗和面积都比较小，这种类型的 ADC 实现了速度和精度的较
为完美的结合。进入九十年代后，模数转换器的性能仍然在不断的完善，人们发







    信息产业的革命是从国外发达国家开始发生的，国外在集成电路领域的发展
一直处于很前沿水平，他们对模数转换电路的长时间深入研究以及大量的研发投
入使得其在市场上的长期领先[6]。他们所拥有的大批性能优良的产品始终占领着
市场，国外现有采样率达到 300Ms/s—400Ms/s 的 ADC 应用在通信领域的各个角
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1.4研究的目的和意义 
    现代信息技术的迅猛发展促使集成电路的集成度越来越高，芯片的各项性能
指标也越来越好，人们对高性能芯片的需求变得越来越迫切，因此高性能的芯片
设计已经成为集成电路的风向标。高速度 ADC 的典型代表是 Flash 型结构，





对 ADC 的功耗也提出了较大的要求，而逐次逼近型 ADC 的性能就能比较好的
满足这方面的需要，因此越来越得到人们的青睐，应用上的需求促使人们不断的








式，它是当前应用最为普遍的一种 ADC[12]。  
本论文的研究内容来自广州润芯的 4080 项目，4080 是基于 40nm CMOS 工
艺的北斗多模导航 SOC 芯片，在 4080 项目中，我们需要设计一个六位的模数转
换器，本论文就是基于此项目的要求来进行的，最后设计的模数转换器模块要作
为嵌入式单元运用到此项目中去。为了保证较大的 jammer 下无失真采样，放宽
滤波器的设计要求，在充分考虑到该 ADC 所要达到的功耗、采样频率等要求后， 
最终确定使用逐次逼近型结构来设计项目所需要的模数转换器，因为逐次逼近型
模数转换器的最大优势就是在保证转换速度和精度的情况下，功耗以及芯片占用
面积都比较小，性价比比较高，最终用 smic40 工艺设计了一款采样频率为 40M
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